On-chip DMA and low-latency access SRAM architecture ← Previous Next → On-chip DMA and low-latency access SRAM architecture On-chip DMA and low-latency access SRAM architecture